

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
7 October 2004 (07.10.2004)

PCT

(10) International Publication Number
WO 2004/086129 A1

(51) International Patent Classification⁷: **G02F 1/133**

(21) International Application Number:
PCT/KR2004/000685

(22) International Filing Date: 26 March 2004 (26.03.2004)

(25) Filing Language: **Korean**

(26) Publication Language: **English**

(30) Priority Data:
10-2003-0018787 26 March 2003 (26.03.2003) KR

(71) Applicant (*for all designated States except US*): **SAMSUNG ELECTRONICS CO., LTD. [KR/KR]**; 416, Mae-tan-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do 442-742 (KR).

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): **KIM, Hee-Seob**


[KR/KR]; Sinyeongtong Hyundai Apt. 110-304, 865-1, Banwol-ri, Taean-eup, Hwaseong-si, Gyeonggi-do 445-973 (KR). **KIM, Jong-Lae [KR/KR]**; Hyundai Parkville 401, 44-7, Moonjeong-dong, Songpa-gu, Seoul 138-200 (KR). **YANG, Young-Chol [KR/KR]**; 220-1201, Jookong Apt. 2-danji, Keumjeong-dong, Kunpo-si, Gyeonggi-do 435-050 (KR). **HONG, Sung-Kyu [KR/KR]**; Donga villa 513-403, 512, Yatap-dong, Bundang-gu, Seongnam-si, Gyeonggi-do 463-070 (KR).

(74) Agent: **YOU ME PATENT & LAW FIRM**; Teheran Bldg., 825-33 Yoksam-dong, Kangnam-Ku, Seoul 135-080 (KR).

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG,

[Continued on next page]

(54) Title: LIQUID CRYSTAL DISPLAY AND PANEL THEREFOR



(57) Abstract: The present invention provides a liquid crystal display having excellent visibility. A thin film transistor array panel is provided, which includes: gate lines formed on an insulating substrate; data lines insulated from the gate lines and intersecting the gate lines; first pixel electrodes disposed on pixel areas defined by intersections of the gate lines and the data lines; first thin film transistors, each having three terminals connected to one of the gate lines, one of the data lines, and one of the first pixel electrodes; second pixel electrodes disposed on the pixel areas and capacitively coupled to the first pixel electrodes; and second thin film transistors, each having three terminals connected to a previous gate line, a storage electrode line or one of the data lines, and one of the second pixel electrodes.



MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

- (84) **Designated States** (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK,

Published:

— *with international search report*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.